Develop verification environment and coverage closure;
Compile design documentation and integration guide;
Support co-simulation;
Support wafer level testing and silicon evaluation.
Job Requirements:
Bachelor or above in Electronic Engineering or equivalent;
5 Years or above of solid experience in one or more of the following areas: Verilog-based logic design and synthesis, constrained random testbench with System Verilog & UVM, assertion based design verification or circuit-level SPICE simulations;
Knowledge of SoC and embedded system;
Candidate with less experience will be considered as Digital Design Engineer.
All applications will be treated in strict confidence and for recruitment purpose only.
The Hong Kong Talent Engage website contains job vacancies information from external sources and relevant links as a convenience to our users, and is not responsible for the content of these sites.
Open the WeChat app and scan the QR code below to follow the official account of Hong Kong Talent Engage, or search "人才服务办公室" in the WeChat app to find us.